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Summary 
The solution of a block tridiagonal matrix using parallel 
processing is demonstrated in this report. The multiprocessor 
system which obtained the results and the software envi- 
ronment used to program that system are described. 
Theoretical partitioning and resource allocation for the 
Gaussian elimination method used to solve the matrix are 
discussed. The results obtained from running one-, two-, and 
three-processor versions of the block tridiagonal solver are 
presented. The PASCAL source code for these solvers is given 
in the appendix, and it may be transportable to other shared- 
memory parallel processors, provided that the synchronization 
routines are reproduced on the target system. 
Introduction 
Many computationally intensive problems can benefit from 
the use of parallel processing. One such problem, common 
to many fluid mechanics and structural dynamics applications, 
is the solution of large matrix equations. Because of the 
differencing techniques used in solving the partial differential 
equations that describe fluids and structures systems, the 
resulting matrices often exhibit a block tridiagonal structure. 
The block tridiagonal matrix requires much less computation 
to solve than a full N by N matrix. A full matrix requires 
approximately N 3  operations to solve; a block tridiagonal 
matrix requires approximately N operations. 
Although the block tridiagonal structure significantly reduces 
computational effort, considerable time is still spent in the 
matrix solution. This is especially true in many iterative 
linearization techniques, such as Newton-Raphson, where a 
full matrix solution is required for every iteration. Because 
of this, other parallel processing techniques which can further 
reduce the amount of computation required to arrive at a 
solution should be investigated. 
This paper presents the solution of a block tridiagonal matrix 
on a parallel processor. The block tridiagonal equations 
analyzed were taken from a transient rotor dynamics simulation 
program (ref. 1). In this program, Gaussian elimination is used 
to solve the matrix. 
The real-time multiprocessor simulator (RTMPS) was used 
to solve these equations in parallel (refs. 2 to 5 ) .  The RTMPS 
is a parallel processor designed to do real-time simulation of 
dynamic systems. The hardware consists of dual busses with 
processors on each bus. A dual-port memory provides commu- 
nication between the two busses by connecting processors on 
one bus to the processors on the other bus. Considerable 
software support is provided for one-dimensional scalar 
problems by a real-time multiprocessor language (RTMPL) 
and a real-time multiprocessor operating system (RTMPOS). 
The potential of parallel processing for improving the per- 
formance of linear algebra routines has prompted a significant 
amount of research (refs. 6 to 8). Also, a significant amount 
of literature exists on the use of vector processors for linear 
algebra. Since vectorization of code involves the identification 
of the lowest level of parallelism (e.g., operation level 
parallelism), the principles behind both areas of research are 
very similar. Because of the high percentage of nested loops 
in linear algebra code, the ideal architecture for most linear 
algebra applications would consist of multiple vector processors. 
This paper presents the application of parallel processing 
using one particular architecture (RTMPS) to one algorithm 
(Gaussian elimination). This combination, however, may not 
be the best approach to the problem. As mentioned previously, 
there are other architectures and algorithms that may be better 
suited for this application. The RTMPS system was used for 
this study because it was the only parallel processing hardware 
conveniently available. The intent of this study is to identify 
some practical aspects of implementing a commonly used 
algorithm on a parallel processor. The investigation of other 
architectures and algorithms will be the focus of future research. 
Problem Description 
The structure of the block tridiagonal matrix is shown in 
figure 1. Each block row, except the first and last, consists 
of three M by M blocks. There are N block rows total, 
including the first and last. If this matrix is called A, then the 
general problem is to find the solution to the system of 
equations 
A x = b  
where x and b are vectors, N elements in length. 
A common method for solving this system is to perform a 
forward elimination of all coefficients below the diagonal and 
then a back substitution to solve for the vector x. This 
procedure, called Gaussian elimination, is illustrated in the 
following example for a 3 by 3 matrix. 
1 
ai1 = all/all = 1; ai2 = a12/a11; ai3 = ~ 1 3 1 ~ 1 1  
b ;  = bl/all; a;2 = a22 - a21a;2 
ai3 = a23 - a21a13; b2 = b2 - aZ1b;  
I ,  
a32 = a32 - a31a12 
.;3 = a33 - a31a;3  
6;  = b3 - a,,b; 
I ,  , I  
a22 = a22/a22 = 1; a23 = a 2 3 / ~ 2 2  
b; = b;/aZ2; a33 = ai3 - a32a23 
I "  , n  
I "  
63" = 6;  - a32b2 
I n 
U i 3  = u 3 3 / u 3 3  = 1 
bi3 = bi3/ai3 
Gaussian elimination is efficiently performed on a block 
tridiagonal matrix by applying a partial elimination process 
to four adjacent blocks at a time (fig. 2 ) .  The process begins 
with blocks 2 and 3 from the first block row and blocks 1 and 
2 from the next block row. The Gaussian elimination procedure 
is applied to the matrix determined by these four blocks. 
However, the process stops once block 2 in the first block row 
is made upper right triangular. As a result of this process, block 
1 in block row 2 is zero at this time. 
This process is then repeated on the next group of blocks 
starting in the next block row and continuing for the whole 
matrix, moving the four-block template down through the 
matrix one block row at a time. Thus, by repeating a partial 
2M by 2M Gaussian elimination N times, the tridiagonal matrix 
is transformed to upper right triangular form. 
After the matrix has been transformed to an upper right 
triangular matrix, the result vector x can be solved by using 
back substitution starting from the bottom of the matrix. This 
is done by solving for the last element of the result vector x, 
and substituting that value into the equation for the second last 
element of x (next row up). Now, two values of the result 
vector are available for substitution into the equation for the 
third last element. The procedure is repeated one row at a time, 
proceeding upward through the matrix until all elements of 
x have been solved. The following equation illustrates the back- 
substitution process for the example problem. 
x3 = 6; 
" I  
x2 = b2 - aZ3x3 
x1 = b l  - ai3x3 - ai2x2 
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Figure 1 .--Structure of block tridiagonal matrix. 
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An approach for parallelizing the Gaussian elimination 
procedure was developed by examining the data flow of the 
problem. A data flow diagram for the 3- by 3-matrix example 
is shown in figure 3. The circles represent mathematical 
e 
e 
e 
(a) Step 1 .  
(b) Step 2. 
(c) Step N. 
Figure 2.-Gaussian elimination for block tridiagonal matrix. 
operations, and the interconnections show the flow of data 
between calculations. For the 3- by 3-matrix example, 31 
operations must be performed. A single computer can only 
execute these operations one at a time. The data flow diagram 
suggests that, if several computers are available, multiple 
operations could be done concurrently. The five stages of the 
computations are bracketed on the right side of figure 3. Within 
each stage, each vertical operation stream can be done in 
parallel. Stages 2 and 4 have streams of two operations each, 
while all other stages have streams of only one operation. 
Most parallelism exists in the second stage, where eight 
operation streams can be done in parallel. If eight processors 
were available, the 16 operations of stage 2 could be done in 
a net count of two operations. Stage 1 would require four 
processors and could be done in a net count of one operation. 
Stages 3 and 4 would require three processors and could be 
done in net counts of one and two operations, respectively. 
Finally, stage 5 requires two processors and could be done 
in one operation. The minimum count for execution of the 
entire problem is the critical path. The critical path is the 
longest of the parallel operation streams in the data flow graph. 
In this example, the critical path is seven operations. Since 
each stage is done serially, only the maximum number of 
processors in any stage would be required (eight in this case). 
The data flow diagram for the back-substitution process is 
shown in figure 4. There are two stages, and the critical path 
is four operations. The maximum number of processors 
required is two. 
I I 
1 b 3  
Figure 3.-Data flow diagram for Gaussian elimination (3 by 3 matrix). 
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Figure 4.-Data flow diagram for back substitution (3 by 3 matrix) 
The solution of the block tridiagonal matrix contains the 
same parallelism described for the 3- by 3-matrix example. 
In the solution process, a partial elimination is performed on 
a 2M by 2M system N times. The maximum number of pro- 
cessors required would be a function of M. The critical path 
would be N multiplied by the critical path operation count for 
partial Gaussian elimination plus the critical path count for 
the back substitution. The data flow diagram would follow the 
same pattern as that of the 3 by 3 matrix, only the length and 
width would vary as the size of the matrix. A detailed analysis 
is given in the Theoretical Speedup Analysis section. 
A PASCAL-coded version of the single-processor matrix 
solver used in the rotor dynamics simulation is given in the 
appendix. This is a direct PASCAL translation of the 
FORTRAN code used in the simulation. The procedures 
GETINF, IDATA, and IDATF are related to I/O on the unique 
hardware used for this study. The purpose of these procedures 
is described later in this report. The parallel structures 
discussed previously can be seen in the main body of the code. 
There are two main loops in the program. The outer loop (IB) 
cycles through the block rows of the matrix. The next loop 
(IP) does the partial Gaussian elimination on the 8 by 8 
submatrix composed of blocks 2 and 3 in the current block 
row and blocks 1 and 2 in the next block row. Within the IP 
loop are six smaller loops which essentially perform the 
operations diagramed in the data flow graph in figure 3. The 
first two loops perform the divide operations, and the next 
four loops perform the multiply and subtract operations. As 
shown in the data flow graph, all divides can be done in parallel 
followed by all multiply and subtracts being done in parallel. 
This process is represented by the bracketed rows 1 and 2. 
The sequence is repeated for all four IP iterations. 
The code for the back-substitution process is next in the 
program. Since the original code was not written with parallel 
processing in mind, there are no operations which can be done 
in parallel while using the code shown. Each result vector 
element is found by solving one row at a time. Each iteration 
of the outermost loop (IBI) depends on results from the 
previous iteration. The same is true for the next level loop 
(11). The innermost loops within the I1 loop are recursive in 
nature (the calculation of a variable depends on itself from 
a previous iteration) and, therefore, cannot be done in parallel. 
The data flow graph for the back substitution, however, 
shows that parallel operations can be done. Figure 4 shows 
that once an element of the result vector has been calculated, 
it can be used to calculate parts of proceeding elements. Thus, 
partial sums of other result vector elements can be computed 
in parallel. This algorithm, called the column sweep, is 
described in reference 6. The column sweep algorithm requires 
a different coding approach than that used in the rotor dynamics 
version of the back-substitution process. A new version was 
coded and used for the two- and three-processor matrix solvers 
discussed later in this paper. The use of the column sweep 
algorithm exemplifies the type of analysis required for selecting 
an algorithm to run on a parallel processor. 
Theoretical Speedup Analysis 
The theoretical speedup for the parallel Gaussian elimination 
algorithm is computed by dividing the operation count for the 
serial version by the net operation count for the parallel 
version. An operation is one of the basic floating-point math 
operations: add, subtract, multiply, and divide. 
Table I shows the determination of the operation count for 
the serial algorithm for one IB iteration of the forward 
elimination procedure and one I iteration of the back 
substitution. The table assumes a 4 by 4 block size. One IB 
iteration consists of four IP iterations, and the operation count 
for each IP iteration depends on the value of IP. For a matrix 
of 30 block rows, the operation count (OPS) would be 
OPS = 30(number of operations per IB) 
+ 30(number of operations per IP) 
= 30(370) + 30(44) = 12 420 operations 
To simplify the analysis, it is assumed that the last block row 
is a full 8 by 8 matrix, altSlough it is actually 4 by 8. 
The operation count for an N block row, M- by M-block 
tridiagonal matrix would be 
[(2M + 2 - i) + 2(2M + 2 - i)(2M - i) 
i =  1 
1 + 2(M + i - l)] 
- N [ M ( 4 M  + 7 ) ( 7 M  - l ) ]  - 
6 
4 
i 
LOOP 9 
IP 
1 
_ _  
TABLE 1.-DETERMINATION OF 
OPERATION COUNT 
Operations Total 
' number of 
Divide Multiply Subtract operations 
9 63 63 135 
2 8  48 48 104 
3 7  35 35 71 
54 4 6  24 24 
__ __ 370 
-
__ 
(a) Gaussian elimination 
LOOP, Operations 
I 
Multiply Subtract 
1 4 4 
2 5 5 
3 6 6 
4 I 7 
__  __ __ 
Total 
number of 
operations 
8 
10 
12 
14 
44 
- 
The data flow graphs in figures 3 and 4 suggest that a number 
of operations can be done in parallel. For the forward elim- 
ination process, the total number of operations which can be 
done in parallel is a function of the iteration index IP. Table II 
summarizes the maximum number of operations which can 
be performed in parallel as a function of IP. The last column 
shows the net operation count for each IP iteration (three) if 
there are enough processors available to match the number 
of operations that can be done in parallel. Each IP iteration 
consists of a parallel divide cycle, followed by a parallel 
multiply and subtract cycle. The net operation count is one 
for the divide cycle and two for the multiply and subtract cycle. 
Each IP iteration has three operations. As IP increases, the 
number of processors that can be used decreases. 
Table I1 also shows the maximum number of parallel 
operations for each I iteration of the back-substitution process. 
Again, the net operation count is shown for the case where 
the number of processors matches the number of parallel 
TABLE 11.-DETERMINATION OF PARALLEL 
OPERATION COUNT 
(a) Forward elimination 
1 
2 
3 
4 
-_ 
Number of 
processors 
63 
48 
35 
24 
_- 
Net 
operation 
count 
3 
3 
3 
3 
12 
- 
(b) Back substitution 
1 
2 
3 
4 
_ _  
Number of 
processors 
4 
5 
6 
7 
__  
count 
operations. Based on the total operation count for the fully 
parallel forward elimination and back-substitution processes 
(assuming 30 block rows), the total operation count would be 
OPS = 30(4 x 3 operations) + 30(4 x 2 operations) 
= 600 operations = 30 X 4 X 5 
or, in general, 
OPS = N x M x 5 operations 
For the matrix used in this study, the theoretical speedup (S) 
would be 
- 20.7 s=-- 12 420 
600 
and, in general, 
S =  
(2M + 2 - i) + 2(2M + 2 - i)(2M - i )  + 2(M + i - 1 )  c 5M i = l  
- (4M + 7 ) ( 7 M  - 1)  - 
30 
for a N block row, M- by M-block matrix. 
The theoretical speedup would be achieved if the maximum 
number of processors (63 as determined from table 11) are 
available to perform the computations. Any overhead due to 
inefficient resource allocation (discussed in the next section) 
or communication between processors has been ignored. This 
simplification is made because of the difficulty in estimating 
the time required for such overhead. The theoretical speedup 
is useful only as an upper limit to determine if parallel 
processing can potentially benefit an application. 
Determining the theoretical speedup is more complicated 
when less than the maximum number of processors is 
available. The speedup will also be a function of the way the 
parallel computations are allocated to the processors. For 
example, if there are four parallel operations and three 
processors, the net operation count would be two because the 
fourth operation must be done in serial on one of the three 
processors. The theoretical speedup for the three-processor 
matrix solver was determined to be 2.9 based on the best 
resource allocation possible. 
Resource Allocation 
Allocating processor resources is a critical step in running 
any code on a parallel processor. If the processor resources 
(e.g., the number of processors) match the number of parallel 
tasks in a problem, then a one-to-one allocation can be done. 
This approach is not always efficient, however, as processors 
can spend much time in an idle state. In some cases this 
5 
inefficiency is unavoidable. In others, a “packing” algorithm 
can be used to assign the parallel tasks to the minimum number 
of processors necessary. If the processor resources do not 
match the number of parallel tasks, then a packing algorithm 
is a necessity. Ideally, an automated procedure would assign 
the parallel computations to the available processors and 
generate the appropriate load modules (to execute on the 
processors). Such a procedure, unfortunately, was not 
available for this study. 
A technique for allocating the parallel operations of the matrix 
solver to the appropriate processors was necessary. One, called 
the loop-unrolling technique, would require decomposing the 
loops into individual equations. For example, consider the 
following loop: 
I 
i 
I 
I 
I 
I 
FOR I: = 1 to 5 DO 
FORJ: = I t o 5 D O  
A(1,J): = B(1,J) * C(1,J); 
The doubly nested loop can be decomposed into 15 equations, 
and each of these could be executed in parallel. Suppose that 
only three processors were available for the solution of these 
equations. One method of allocating the equations to the 
processors would be to write all 15 equations and allocate 5 
equations to each processor. Although this apears easy for the 
thousands of equations. Another, less tedious, method would 
be to use the following code segment on each of the processors: 
I 
I given example, it can be tedious if there are hundreds of 
FOR I: = 1 to 5 DO 
BEGIN 
J: = (I - 1) + PID; 
WHILE J < = 5 DO 
BEGIN 
A(1,J): = B(1,J) * C(I,J); 
J: = J + NPROC; 
END; 
END; 
where PID is the processor identification number (in this case 
1, 2, or 3) and NPROC is the number of processors (three 
for this example). In this method, called iteration allocation, 
each processor performs only the iterations which are assigned 
to it. The preceding example results in the allocation of 
computations as follows: 
P1 P2 P3 
A(1,1) A(1,2) A(1,3) 
A(1,4) W , 5 )  A(2,4) 
A(2,2) A(2,3) 4 3 3  
A(2,5) A(3,4) ----- 
A(3,3) A(4,5) ----- 
A(4 4) _____ _____ 
A(5 5) _____ _____ 
~~~ 
Total OPS 7 5 3 
With 3 processors and this allocation method, the original 
15 operations could be done in the equivalent of 7 operations. 
Although this method is less efficient than writing 15 separate 
equations, it is less tedious. In fact, by adding the following 
lines of code before the J: = (I - 1) + PID line in processors 
1 and 3, the allocation can be improved: 
P1 P2 
IF I > 3 THEN PID = 3 IF I > 3 THEN PID = 1 
ELSE PID = 1; ELSE PID = 3; 
This reallocates the A(4,4) and A(5,5) computations from 
processor 1 to processor 3. Now each processor solves five 
equations for a net count of five operations. However, this 
analysis ignores the overhead of the added control statements. 
Thus, iteration allocation is still less efficient than the loop- 
unrolling technique. But for large loops, iteration allocation 
is preferable since it is less tedious. 
The number of processors available is a critical factor in 
considering which method to use. If the number of processors 
approaches the number of parallel tasks, then the iteration- 
allocation method essentially approaches the loop-unrolling 
technique (in the amount of work necessary to generate a 
parallel program). In general, if the number of parallel tasks 
is much greater than the number of processors, iteration 
allocation is preferable to loop-unrolling. This was the case 
for the parallel block tridiagonal solver described in this report, 
which made iteration allocation the method of choice. 
Parallel Processing Hardware Description 
The parallel processing hardware system used to run the 
block tridiagonal solver is a subset of the real-time 
multiprocessor simulator (RTMPS) described in reference 2. 
Figure 5 is a block diagram of the actual hardware used. The 
separate processors on the real-time bus are Motorola VM04 
microcomputers, rather than the VM02 microcomputers used 
on the original RTMPS. The RTX channel linking the inter- 
active and real-time busses still uses VM02 microcomputers. 
In the current configuration, a maximum of three VM04 
REAL-TIME BUS 
PROCESSOR 
INTERACTIVE 
BUS 
Figure 5.-Subset real-time multiprocessor system (RTMPS) architecture used 
for matrix solver study. 
SYSTEM (REAL-TIME) BUS 
Figure 6.-VM04 microcomputer architecture. 
processors can be resident on the real-time bus. Expansion 
to two additional processors is possible with the existing card 
cage, but was not done for this study. 
Figure 6 shows the architecture of the VM04 micro- 
computer. A dedicated memory bus connects a processor board 
to a main memory board. Both the processor board and the 
memory board have separate system bus interfaces. A high- 
speed cache memory on the processor board reduces memory 
access times for frequently referenced memory locations. The 
caching of main memory is handled by hardware and is 
transparent to the user when only a single processor is used. 
Because of the cache memory, extra care must be taken when 
programming multiprocessor systems. A processor can have 
instances of “stale data” in its cache if another processor 
communicates with it through shared memory over the system 
bus. To avoid this problem, processors must disable their cache 
memories before accessing shared memory. One method, 
although time consuming, is to call a procedure to disable the 
cache each time a program requires access to shared memory. 
Another method would be to disable the cache entirely; 
however, there are many local-memory accesses which would 
lose the benefit of the faster cache memory. Fortunately, the 
VM04 contains a control register which allows the user to enable 
or disable caching of memory accesses that occur over the 
system bus. This register can be set once, and cache memory 
can be disabled for all shared-memory references (via the system 
bus), while local-memory references are still cached. 
Software Environment 
The existing RTMPL was designed to efficiently handle one- 
dimensional mathematical models. All arithmetic is done in 
scaled-fractions, and indexed variables (e.g., arrays) are not 
supported. An alternative language was needed to allow 
convenient programming of the block tridiagonal solver on 
the RTMPS hardware. To fill this need, a method was devised 
to allow PASCAL programs to be called from an RTMPL 
program. The the solver could be coded in the PASCAL 
language, a structured language with floating-point and indexed 
variable support. 
Running the PASCAL program as a subroutine under 
RTMPL maintains compatibility with the RTMPOS. This is 
important because RTMPL generates a data base that 
RTMPOS uses to load and execute the parallel processing 
programs. Changes were made to RTMPOS to allow 
recognition of the floating-point data type. Thus, many 
interactive features provided by RTMPOS for scaled-fraction 
programs could also by applied to floating-point programs. 
An RTMPL macro was written to transfer control from 
RTMPL to PASCAL. A new PASCAL initialization routine 
(ref. 9) was written to save any necessary RTMPL registers, 
execute the PASCAL program, restore the RTMPL registers, 
and return to the RTMPL program. RTMPL variables were 
used as buffers to transfer information from the PASCAL 
program to the RTMPL program. Special procedures were 
written to do the transfers. This represents one of the 
disadvantages of the RTMPL-PASCAL approach: Neither 
program recognizes the variables of the other. In order to 
output any results from the PASCAL program to RTMPOS, 
data must explicitly be transferred from a PASCAL variable 
to an RTMPL variable. This inconvenience can translate into 
high overhead if data is output frequently from the PASCAL 
program. Fortunately, for the block tridiagonal solver, the only 
output required was at the end of the program. 
The automated data-transfer setup feature of the RTMPL 
cannot be used with the RTMPL-PASCAL approach. All data 
transfers must be done from within the PASCAL program. 
One method for transferring data from PASCAL is to call a 
procedure to do the transfer. However, if there is frequent 
data transfer in the program, the overhead of the procedure 
call can significantly reduce the transfer speed. A better 
method is to exploit the way that PASCAL handles variables. 
Variables declared in the main PASCAL program are global 
variables; variables declared from within a procedure are local 
to that procedure. Global variables are shared by the main 
program and all procedures. This suggests that a shared- 
memory multiprocessor environment can be implementaed by 
using the global variable area as the shared memory. The 
advantage of a shared-memory approach is that data can be 
transferred implicitly between processors by a simple memory 
reference instruction. The need for a procedure call to transfer 
data is eliminated, thus, reducing overhead. 
Figure 7 shows how the PASCAL shared-memory approach 
is implemented for two processors connected by a bus. The 
PASCAL compiler maintains two registers for variable 
storage. The first (A5) points to the base of the global 
variables. The other register (A6) points to the base of the 
local variable area. If both processors (P1 ,P2) have dual-ported 
memory, part of the memory of P1 can be shared with P2. 
The PASCAL programs for P1 and P2 would have the shared- 
memory variables declared first. The program code body 
would be contained in a procedure call, with any local variables 
declared within the procedure. Then the main program would 
merely call this procedure. The structure of the PASCAL 
program for both processors would be as follows: 
7 
- BUS- 
MEMORY 
(SHARED) 
VARIABLES 
LOCAL 
LOCAL VARIABLES VARIABLE 
POINTER 
MAPS: . D9 
p2, 
LOCAL 
VARIABLE 
PO INTER 
(A61 
Figure 7.-PASCAL shared-memory approach. 
PROGRAM SOLVE; 
VAR 
(This is the declaration of shared-memory variables) 
PROCEDURE SOLVE - CODE; 
VAR 
BEGIN 
END; (Of SOLVE - CODE) 
BEGIN (Of the main program) 
SOLVE - CODE; 
END. (Of program) 
(This is the declaration of variables local to the processor) 
(The main code body goes here) 
Since P1 has the shared-memory area in its own memory, 
its global variable register A5 can be left as set by the PASCAL 
compiler. For €2 to reference the shared-memory area, its 
register A5 must have the base address of Pl’s memory (from 
the bus) added to it. When this is done, all global variable 
accesses set up by the compiler will automatically go to shared 
memory. This approach can be used for as many processors 
as required. 
All PASCAL language statements except those dealing with 
I/O, files, and pointers can be used. All I/O is done through 
the facilities provided by RTMPL and RTMPOS. These 
facilities include on-line examination of program variables and 
read advisories. The read advisory provides a method for 
recording large arrays of data from a program onto a disk file 
(RTMPL user’s manual). This method was used for the block 
tridiagonal solver to record the value of the result vector. 
Discussion of Results 
The block tridiagonal solver was run on the RTMPS system 
with one, two, and three processors. The PASCAL code for 
each of the cases is contained in the appendix of this report. 
The matrix notation used for the rotor dynamics problem is 
retained in this code. Array B in the PASCAL code is the 
matrix of coefficients, the array C is the right-side vector, and 
the array DU is the result vector. The first VAR declaration 
is the global, or shared-memory area. A multiply indexed array 
is used for the block tridiagonal matrix. The first two indices 
(from left to right) are the row and column indices within a 
block. The next index is the block row index, and the last index 
is the block index (1, left; 2, middle; 3,  right). The vectors 
DU and C are doubly indexed arrays: The first index indicates 
element within the current block row, and the second index 
is the block row index. Although the use of multiple indices 
simplifies the programming procedure, it is very costly in 
computation time. 
The code for the single-processor solver is a direct PASCAL 
translation of the FORTRAN code used in the rotor dynamics 
problem. Procedure GETINF is used to send information about 
the variables (in this case, the result vector) to the RTMPS 
control processor. Calling procedure GETINF triggers a read 
advisory on the control processor which saves results in a disk 
file. Procedures IDATA and IDATF initialize the matrix and 
right-side vector to values that were generated by the rotor 
dynamics simulation. The use of actual data from the rotor 
dynamics simulation was important since the existence and 
accuracy of a matrix solution depends heavily on the matrix 
values. The results generated by the single-processor solver, 
as well as those for the two- and three-processor solvers, were 
compared to results generated by the rotor dynamics simulation 
on a mainframe computer. In all cases, the results matched 
exactly. 
There are two versions of the two-processor solver given 
in the appendix: The first contains the original serial back- 
substitution algorithm; the other does the back substitution by 
using the column sweep approach. In both versions, the 
forward elimination process is done in parallel, and iterations 
within the IP loop are allocated to each processor. This is done 
with the WHILE-DO construct, as described in the Resource 
Allocation section of this report. Before each IP iteration 
begins, both processors synchronize to insure that the previous 
IP iteration was completed. This is critical since results from 
the previous iteration are needed to calculate the next iteration. 
Two boolean flags, one for each processor, are used to 
synchronize the processors. The flags are located in the global, 
or shared-memory , area. Both processors set their respective 
flags true after they have finished an IP iteration.Before starting 
the next iteration, each processor checks the other’s flag to 
make sure they are synchronized. Then both flags are cleared, 
and the iteration can begin. If one processor is not done, the 
other will wait for it. A counter is tested to exit the wait loop 
if the other processor does not respond. 
The version of the two-processor solver with the column- 
sweep back-substitution algorithm differs from the serial back 
substitution version in two ways: (1) The synchronization is 
done with an assembly language procedure to decrease its 
execution time. The assembly procedure performs exactly the 
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same function as the original PASCAL version of the 
procedure (which is commented out in the listing); and (2) the 
back-substitution process, previously done on one processor, 
is now done on two processors. After an element of the result 
vector is computed, both processors work on computing partial 
results of other vector elements. Both processors then 
synchronize, compute the next full result vector element, and 
repeat the process until the entire result vector is obtained. 
The code for the three-processor version of the solver uses 
a synchronization method which is more efficient than that 
used in the two-processor case. When each processor is done 
with its iteration, it sends a flag to each of the other processors 
in the system. Before starting the next iteration, each processor 
tests for the flags sent to it by the other processors. Since these 
flags are now in local memory (not global memory as in the 
two-processor case), the processor does not have to continually 
access the bus to test a flag. This reduces bus traffic for those 
processors which may still be accessing shared memory to 
complete their computations. 
Another technique used in the three-processor solver to 
reduce bus traffic is the copying of frequently accessed 
variables from shared memory to local memory. In the three- 
processor code, arrays BI2 and B13 are local-memory variables 
which contain current matrix row information used frequently 
throughout the program. These arrays are loaded with 
appropriate values from shared memory at the beginning of 
an IP iteration. All future references to these values are made 
from local memory, and the number of bus accesses required 
is reduced. 
Table III summarizes the running time for each of the three 
cases. The speedup for each of the multiprocessor runs is also 
shown. A 30-block row matrix, with 4 by 4 blocks, was solved 
in each case. For the two-processor case, results are given 
for the serial back substitution and for the column-sweep back- 
substitution algorithms. As expected, the column sweep 
algorithm gives a faster solution. The two-processor case 
shows a speedup for 1.96, very close to the ideal value of 2. 
The three-processor case is less efficient with a speedup of 
2.7. The reduction in efficiency can be attributed to a number 
of factors: Resource allocation, loss of cache variables, and 
increased access time for the shared memory because of 
increased bus traffic. 
TABLE III.-TIMING INFORMATION 
FOR MULTIPROCESSOR 
Number of Time, Speedu 
processors substitution  Column sweep 0.9502 ----- 1 1 Serial 1 0.5168 1 1.838 
Column sweep .4834 1.965 
Column sweep 0.3500 2.715 
Several important notes are given here regarding cache 
memory. All multiprocessor runs were made with the cache 
memory enabled on all processors which did not contain the 
shared memory. The processor which did contain the shared 
memory had its cache disabled. This processor could not take 
advantage of the control register cache disabling for bus 
accesses (described in the hardware section) since all variables 
are physically within its own memory. The single-processor 
case used as the reference for speedup calculations was run 
with cache memory enabled. Variables which are in shared 
memory for the multiprocessor cases (and, hence, not cached) 
can be cached in the single-processor case. Thus, a certain 
percentage of the speedup achieved through parallel processing 
can be offset by the loss of cache variables. Although it appears 
that this is not a factor in the two-processor case, it may 
account for some of the overhead in the three-processor case. 
A synchronization problem was encountered during the 
development of the three-processor solver which highlighted 
one of the difficulties with transporting existing algorithms 
(written for serial processors) to parallel processors. In the 
Gaussian elimination process, before elements below the 
diagonal are eliminated the original values are needed to 
compute other elements of the matrix. Thus, the sequence of 
the computations is critical. All processors would have to be 
synchronized (in addition to the synchronization that must be 
done for each IP iteration) to insure that the original value 
of the element being eliminated has been used by the other 
processors needing it. For example, consider the following 
elimination step for a 3 by 3 matrix: 
(1) BR: = A(2,l); 
(2) 
(3) 
(4) 
( 5 )  
A(2,l): = A(2,l) - BR * A(l,l)/A(l,l); 
A(2,2): = A(2,2) - BR * A(l,2)/A(l,l); 
A(2,3): = A(2,3) - BR * A(l,3)/A(l,l); 
F(2): = F(2) - BR * F(l)/A(l,l); 
where A is the array of matrix elements and F is the right- 
side vector. In statement (l), BR is assigned the value of 
A(2,1), and the computation of A(2,l) in statement (2) will 
result in zero. Statement (1) is antidependent on statement (2) 
(ref. 10). Assume that four processors are available to do 
statements (2) through (5) with all data resident in a shared 
memory (except for BR which is in each processor’s local 
memory). Each processor must execute the assignment state- 
ment which copies the value for A(2,l) from shared memory 
into local variable BR. It would appear, since each processor 
performs the same number of operations, that each processor 
could safely read A(2,l) before it is changed by processor 1. 
This also assumes that all processors begin their operations 
at the same time. However, timing differences between 
processors, communication delays between processors and 
shared memory, and load imbalances make this assumption 
dangerous. This was the case for the three-processor version 
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of the block tridiagonal solver as it was derived from the 
original FORTRAN code used in the rotor dynamics 
simulation. Synchronization routines were necessary which 
added overhead and resulted in slower execution. 
The addition of synchornization routines for this part of the 
code can be avoided, however, by examining the Gaussian 
elimination process closer. The back-substitution process only 
requires elements above the diagonal to compute the result 
vector. The zeros below the diagonal are not needed. In fact, 
the computations which create the zeros are not necessary if 
the resulting upper right triangular matrix is only needed to 
compute the result vector. If the A(2,l) calculation was 
eliminated in the previous example, each processor would read 
the correct value of A(2,l) without synchronization problems. 
This approach was taken for the three-processor solver to 
achieve the speedup of 2.7. The single processor time used 
in the speedup calculation includes the computation of zero 
elements below the diagonal. If these computations are 
removed from the single-processor code also, then the relative 
speedup is reduced to 2.49. This is because the single- 
processor solver has fewer computations to do and, thus, runs 
faster. 
Concluding Remarks 
An approach to implementing a block tridiagonal matrix 
solver on a shared-memory parallel processor has been 
demonstrated. It should be possible to run the PASCAL 
programs for the one-, two-, and three-processor solvers on 
other shared-memory parallel processors, if the 110 and 
synchronization procedures are reproduced on the target 
system. The same approach can also be extended to more 
processors if they are available. 
The results presented here are only a small part of the 
potential research that can be done on parallel processing of 
matrix solvers and solution of partial differential equations in 
general. Alternative architectures exist which have the potential 
for providing extremely fast matrix solutions. Architectures 
incorporating multiple array or vector processors, such as the 
ALLIANT FX/8 or CRAY X-MP, are examples. A pipelined 
math unit can perform operations much faster than the 
nonpipelined units found in typical microcomputers and main- 
frames. The key to tapping the potential of these architectures 
is the identification of at least two levels of parallelism in a 
given problem. The first is the operation level, which 
corresponds to the vectorization process done for single vector 
processors. The second is the vector operation level. Par- 
allelism here consists of multiple vector operations which can 
be done concurrently. 
Another high-potential research area is the investigation of 
alternative algorithms, given an architecture which can exploit 
the natural parallelism in the algorithm. There are many highly 
parallel iterative algorithms for solving systems of equations. 
Among these are successive overrelaxation methods (SOR) 
and conjugate gradient methods. Given an appropriate 
architecture, these methods could potentially yield higher 
performance than the Gaussian elimination method. 
The selection of an appropriate algorithm for solving any 
problem on a parallel processor is a function of many 
parameters. NASA Lewis Research Center is currently 
constructing a hypercluster system to provide a test bed for 
investigating architecture and algorithm interactions (ref. 10). 
The combination of multiple vector and scalar processors in 
a flexible interconnection scheme will allow a wide variety 
of architectural concepts to be studied. It is hoped that future 
work using the hypercluster will answer some of the questions 
regarding appropriate architecture and algorithm combinations 
for both computational fluid mechanics and computational 
structural mechanics problems. 
Lewis Research Center 
National Aeronautics and Space Administration 
Cleveland, Ohio, November 17, 1988 
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Appendix - PASCAL Program Listings 
Single-Processor Block Tridiagonal Solver 
2 2 
Lil 
24 
26 
2 7 
28 
29 
30 
3 1. 
32 
33 
34 
35 
36 
37 
38 
3'3 
40 
't I 
42 
43 
44 
4 3 
46 
47 
48 
49 
5 0  
JI 
s 2 
:; 3 
54 
55 
56 
57 
58 
'59 
6 0 
61 
6 2 
63 
64 
65 
66 
.->,. 
->c: '-.-I 
2 ( I ) - -  
3 0 ) --. 
4 (I)-- 
3 0 ) --. 
(I)-- 
6 0)-- 
7 I1 > 
0 )--. 
t3 [I )-- 
9 0 ) 
0 1 E:- 
1.0 0 ) 
:t 1. 0 ) -- 
1.2 0 ) -- 
1.3 O)---  
1.1 (I)-- 
I5 0) - -  
1.4) 0 ) -.- 
0)C- 
1.7 0 1 -"'- 
:L 8 [) I ---- 
:19 0 ) ---- 
21) O)- -  
:?I 0)-- 
;!:? 0 
24 0 ) 
(I > c)- 
23 a ) -- 
0 ) -.D 
0)-c 
29 fJ)---  
0)C- 
26 ( I ) - -  
0 ) D-- 
28 0)-- 
29 0)-- 
3 0  0)-- 
31. 0)-- 
32 0)-- 
33 0)-- 
0 1-D 
0)-C 
a )-E) 
27 a)--  
I 
FOR I F : ' : =  I 7'0 4 DO 
E)E(;IN 
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t 
12 
't 0 
41 
't 2 
33 
't 4 
45 
46 
47 
"Et 
4's 
5 0 
\.I I .  
53 
S't 
56 
57 
98 
59 
6 0  
6 1. 
b 2 
63 
64 
bJ 
66 
47 
OEI 
(5 9 
70 
c . 
E?,, .I& 
!=or 44 
7 :t 
72 
J:= J + Z i  
li:Nr.) i 
J : I i 
13 
1.16 1. )--E: 
53 I)--- 117 
118 ..I i I. ) -- 
:t ) E- 11.9 
120 c I r I  1. 
1.21 56 1) ---- 
122 1. )-E 
123 57 :L ) .I-- 
12'1 1. ) -I> 
I:!? :t ) -C 
L7 I 
CI? 
14 
I 
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VAR 
15 
6 Y 
7 0 
7 :I. 
7 2 
73 
71 
7 5 
76 
77 
7 El 
7 (9 
t? 0 
8:l. 
132 
(:?:;I 
131 
{{jY5 
135  
I37 
1313 
1;w 
Y 0 
'?I, 
y;> 
73 
Y 't 
'95 
7 0 
'97 
Ytll 
y'jl 
:to 0 
1.0 :I. 
:I_ It 2 
1. 0 3 
:I. [) 't 
:L 0 s 
:I. 0 6 
I. i)?' 
:I. i~ EI 
1. il P 
:I. :I. I) 
:t :t :t 
1. :I. 2 
I 1.3 
1. :I. 't 
1. 1.5 
1. I 6  
1.1.7 
1. I E! 
:I. 1.9 
1.20 
:I. 2 :I. 
1.22 
1.23 
12'1 
I. 25 
:1.24l 
:I. 27 
:I 
2 c 
f l l  i 
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€5 1 
8 2 
E 1 3  
13 4 
E15 
8 6 
El7 
08 
E19 
(? 0 
9 :t 
'2 2 
9 3 
9'1 
9 5 
9 6 
97 
9 El 
C?'? 
S O  I) 
3. D :I. 
1.0 2 
1.0 :I1 
I i) i t  
1. (1 5 
:I. 0 6 
:I 07 
108 
:I. 0 9 
1. 1. I) 
1. :t 1. 
:I. 1.2 
113 
1.1. 't 
1.1. f.5 
1.10 
:I. 1.7 
1. 1El 
11.9 
1.2 0 
1.2 1. 
3 . 2 2  
123 
1.2'1 
1. XI 
126 
127 
128 
129 
130 
13:t 
1.32 
x 33 
134 
1:35 
1 3 6  
1.:37 
I3EI 
1.39 
1. 11 n 
I 141. 
142 
1.43 
:t 't 1 
1.4!5 
1'16 
1.47 
S ' t 8  
1.49 
:I. s I) 
151. 
152 
1FJ:?J 
15'1 
1fjFj 
1 !%I 
1.57 
18 
I ";58 
1.59 
1. 6 I1 
1.61 
1. 62 
1.63 
I b'i 
1.65 
1.66 
I67 
1.6EL 
1 . 6 9  
1.70 
7 :I. 
7 2 
73 
7'1 
1.75 
:I. 76 
1.77 
1. 7El 
:I79 
3.13 0 
:I. El :I. 
1. (32 
:t 83 
1.04 
1. (35 
I. uo 
:t E 1 7  
113$3 
3. E 1 9  
1.9 0 
:I. 9 I 
1.92 
1.93 
1.Y4 
:I. 93 
1.96 
:I. 97 
1,YU 
1.9'9 
Z?!L 0 
2 0 :I. 
2!12 
2U:3 
2 0 't 
2 !I 5 
2 U 6) 
2 0 7 
ZOEl 
2 !) 9 
.,. .L 0 
2 1. 1. 
,., . 
2 :L *t 
2 1.9 
2 1.0 
217 
2 1. El 
2 1 9 
220 
m: I .  
2 2 2 
: x 3  
22'1 
225 
226 
xxxx IDATF 
XXXX SYNCRCI 
XXXX PIJ'TINT 
X*XX GETIKNF 
xxxx Irjn'rA 
227 
228 
229 
1,) 
:t )-- 
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66 
67 
6E1 
69 
7 I) 
71 
72 
73 
7'1 
75 
76 
77 
7El 
79 
E) 1) 
13 I. 
t 3 2  
EK3 
131 
E 1 5  
86 
E17 
138 
W? 
90 
9 I. 
Y :? 
'3 3 
Y 't 
175 
Y A  
Y 7  
Y 8 
99 
1 0 I) 
I. (I 1. 
102 
1. (J 3 
:I_ 0 't 
I 0 5  
1061 
1.07 
:I. 0 El 
1.0 9 
1 1. I1 
I. :1 1. 
1 1.2 
1.1.3 
1. :1 I 
1.1.5 
1.16 
117 
118 
1. :I. Y 
I2 I1 
1.2 1. 
122 
I. 2:3 
1.24 
I25 
126 
1 27 
12El 
1.29 
1.30 
1. CI 1. 
I. 32 
1 . 3 3  
1.34 
1.35 
136 
137 
1.3E1 
1 :1Y 
1. 3 I1 
141 
142 
1. 1 
1.7 I. ) 
:I. ?:) :I. ) ""-- 
1.9 I. ) 
2 0 :I. ) -"-. 
21 :t 1 "--- 
I. ) --i: 
22 :I, 1 
23 :I. ) 
:I. ) [::- 
2'1 1. ) -.-. 
L I . 1  :1 ) 
1. ) -(:: 
:I. f ---- 
I , )  ..-.-. 
26 1. ) --.-. 
:t ) c-- 
27 :I,) ........ 
2x1 :t ) 
I. ) 0- 
2'? :I_ )--- 
:]!I I. ) -..-. 
3:t :1 1 
3. )E- 
<L.. I. ) --.-. 
..GI :t 
I. ) -1.: 
34 :1 )--- 
1. ) I._. 
.L )E.-- 
:lo 1. ) -I.-' 
37 1 )--- 
1. ) -IJ: 
:1 ,-L) 
1. ) -4; 
38 :L ) 
1. ) c- 
39 :I_ ) ---- 
4 0  :1 ) 
'11. 1. ) -- 
't2 :L ) 
Liz )  1, ) --.-. 
:t 1 E-- 
'I1 I, ) -- 
:t -.- *t5 
:I. )-E 
'tb 1. 1 
it7 :1 ) 
'tR 1. ) 
49 'L ) 
:I.') c:- 
'7"' 
,. , 
9, 
1. I rj-. 
I. ) E:- 
I. ) -E 
I )-I) 
1. ) -c: 
50 I)-- 
I. ) -.I!) 
I. ) -- 
41. 1.)-- 
52 :I.)-- 
12. 
21 
:L 78 
:I. 79 
I. E3 1) 
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